Introduction to REuP project
Instructionless processor architecture using dynamically reconfigurable logic
Latency Hiding by Multicontext Reconfiguration
Media:Loops_in_C_–_compilation_stages_in_GCC_KP.pdf