Presentations
From REuP Project
(Difference between revisions)
| Revision as of 20:44, 31 January 2011 Gwj (Talk | contribs) ← Previous diff |
Current revision Apiotro (Talk | contribs) |
||
| Line 4: | Line 4: | ||
| [[Media:latency_hiding.pdf|Latency Hiding by Multicontext Reconfiguration]] | [[Media:latency_hiding.pdf|Latency Hiding by Multicontext Reconfiguration]] | ||
| + | |||
| + | [[Media:gcc-gimple.pdf|Introduction to Gimple IR]] | ||
| + | |||
| + | [[Media:gcc-rtl.pdf|Introduction to RTL IR]] | ||
| + | |||
| + | [[Media:Loops_in_C_–_compilation_stages_in_GCC_KP.pdf|Loops in C – compilation stages in GCC – code in VHDL]] | ||
| + | |||
| + | [[Media:53_BSDCan2008ChrisLattnerBSDCompiler.pdf|LLVM and Clang: Next Generation Compiler Technology by Chris Lattner]] | ||
| + | |||
| + | [[Media:LLVM-ELC2009.pdf|Understanding and writing an LLVM compiler back-end by Bruno Cardoso Lopes, ELC 2009]] | ||
| + | |||
| + | [[Media:Fosdem09-g3dllvm.pdf|LLVM + Gallium3D: Mixing a Compiler With a Graphics Framework by Stéphane Marchesin, FOSDEM 2009]] | ||
| + | |||
| + | [[Media:Tricore-llvm-slides.pdf|Design and Implementation of a TriCore Backend for the LLVM Compiler Framework by Christoph Erhardt]] | ||
| + | |||
| + | [[Media:Datapath_synthesis.pdf|Datapath Synthesis]] | ||
| + | |||
| + | [[Media:Syscall.pdf|System calls]] | ||
Current revision
Instructionless processor architecture using dynamically reconfigurable logic
Latency Hiding by Multicontext Reconfiguration
Loops in C – compilation stages in GCC – code in VHDL
LLVM and Clang: Next Generation Compiler Technology by Chris Lattner
Understanding and writing an LLVM compiler back-end by Bruno Cardoso Lopes, ELC 2009
LLVM + Gallium3D: Mixing a Compiler With a Graphics Framework by Stéphane Marchesin, FOSDEM 2009
Design and Implementation of a TriCore Backend for the LLVM Compiler Framework by Christoph Erhardt
