HLL-to-VHDL Conversion Templates
From REuP Project
HLL Expression | VHDL Expression | Remarks | ||
variables representation | ||||
unsigned integer variable |
| |||
signed integer variable |
| |||
floating point variable |
| |||
integer arithmetic operations | ||||
floating point arithmetic operations |