HLL-to-VHDL Conversion Templates

From REuP Project

Revision as of 10:25, 20 January 2011; view current revision
←Older revision | Newer revision→
Jump to: navigation, search

HLL to VHDL Conversion Templates

HLL Expression VHDL Expression Remarks
variables representation
integer variable
generic (DATA_SIZE: natural := 32);
signal : std_logic_vector (DATA_SIZE-1 downto 0);
floating point variable
Retrieved from "http://reup.dmcs.pl/wiki/index.php/HLL-to-VHDL_Conversion_Templates"
Personal tools