Polish National Science Centre project 2011/01/N/ST7/05242
From REuP Project
| Revision as of 18:51, 30 January 2014 Pamrozik (Talk | contribs) ← Previous diff |
Revision as of 19:33, 30 January 2014 Pamrozik (Talk | contribs) Next diff → |
||
| Line 1: | Line 1: | ||
| - | =Call description= | + | ==Call description== |
| The project proposal was submitted for Polish National Science Centre call PRELUDIUM [http://www.ncn.gov.pl/finansowanie-nauki/konkursy/typy/2?language=en]. This call type is addressed to young researchers which does not have a doctoral degree. The proposal must involve basic research. | The project proposal was submitted for Polish National Science Centre call PRELUDIUM [http://www.ncn.gov.pl/finansowanie-nauki/konkursy/typy/2?language=en]. This call type is addressed to young researchers which does not have a doctoral degree. The proposal must involve basic research. | ||
| - | =Proposal details= | + | ==Team members== |
| - | Proposal was submitted on 14th of June 2011. It had been accepted and qualified for funding. The project started on 21st of December 2011 and ended on 20th of December 2013. | + | |
| - | + | ||
| - | =Team members= | + | |
| [[Image:pamrozik.jpeg|80px|frameless|border]] '''Piotr Amrozik, PhD''', phone: +48 (42) 631 27 22 e-mail: pamrozik@dmcs.pl [http://www.linkedin.com/pub/piotr-amrozik/2/340/1b Detailed information] | [[Image:pamrozik.jpeg|80px|frameless|border]] '''Piotr Amrozik, PhD''', phone: +48 (42) 631 27 22 e-mail: pamrozik@dmcs.pl [http://www.linkedin.com/pub/piotr-amrozik/2/340/1b Detailed information] | ||
| <br> | <br> | ||
| Line 15: | Line 12: | ||
| Role in the project: '''supervisor.''' | Role in the project: '''supervisor.''' | ||
| - | =Project goals= | + | ==Proposal details== |
| + | Proposal was submitted on 14th of June 2011. It had been accepted and qualified for funding. The project started on 21st of December 2011 and ended on 20th of December 2013. | ||
| + | |||
| + | ===Project scientific goal=== | ||
| + | <div class="center" style="width: auto; margin-left: auto; margin-right: auto;">''The main goal of the project is research on the modular dynamically reconfigurable microarchitectures due to their possible application in a general purpose microprocessor, which can break today’s paradigm of sequential thread execution in the fixed hardware resources.''</div> | ||
| + | |||
| + | ===Concept and plan of the research=== | ||
| + | The state of the art preview shows a great potential of dynamically reconfigurable devices to substitute, in near time, the nowadays processor architectures. Due to their specific features, it is not enough to propose only the novel architecture, which is expected to give better results in theory. There is a need of research on the solution which will be able to address known issues regarding dynamically reconfigurable devices, using a completely new approach to the current computing circuit implementation paradigms. Therefore, the realization of the project requires physical synthesis allowing designation of the actual capabilities of proposed circuit. Actually, proposed project constitutes joint research on fundamental computer architecture and on possibilities of utilizing it in a real device. | ||
| + | As it was mentioned earlier, within the confines of this project, the research on a possible usage of the modular multi-context dynamically reconfigurable microarchitecture as a general purpose microprocessor will be performed. During this research, the following aspects regarding the architecture will be considered: | ||
| + | * dynamic reconfigurability of the circuit – this research will have direct impact on the flexibility and the speed of the circuit reconfiguration | ||
| + | * multi-context reconfigurability with emphasis on data sharing between contexts – multi-context reconfiguration increases flexibility of usage of the resources and can help to decrease the number of required reconfigurations during a run-time | ||
| + | * configuration memory – multi-context techniques implementation requires a large amount of resources for a configuration memory. Therefore, the full-custom design approach will be considered in order to reduce the occupied area | ||
| + | * computing unit architectures – during this research multiple arithmetic architectures will be explored to check for those which can give advantageous realisation in proposed modular architecture | ||
| + | * matrix granularity – it is important due to the usability of the device and has a direct impact on the size of required bitstreams and configuration method | ||
| + | * internal connection interfaces – important due to the need of a flexible exploitation of hardware resources by tasks to be performed | ||
| + | * memory interface – large number of parallel tasks will require well organized access to data from a memory what requires the research on a alternative solutions in respect to the ones in nowadays microprocessor architectures | ||
| + | The proposed architecture will be described in hardware description language VHDL and synthesized with one of the newest VLSI digital technologies. The verification of the theoretical assumptions will be performed through back-annotated post-layout simulations of proposed circuit. | ||
Revision as of 19:33, 30 January 2014
Contents |
Call description
The project proposal was submitted for Polish National Science Centre call PRELUDIUM [1]. This call type is addressed to young researchers which does not have a doctoral degree. The proposal must involve basic research.
Team members
Piotr Amrozik, PhD, phone: +48 (42) 631 27 22 e-mail: pamrozik@dmcs.pl Detailed information
Role in the project: principal investigator.
Prof. Andrzej Napieralski, phone: +48 (42) 631 26 45 e-mail: napier@dmcs.pl Detailed information
Role in the project: supervisor.
Proposal details
Proposal was submitted on 14th of June 2011. It had been accepted and qualified for funding. The project started on 21st of December 2011 and ended on 20th of December 2013.
Project scientific goal
Concept and plan of the research
The state of the art preview shows a great potential of dynamically reconfigurable devices to substitute, in near time, the nowadays processor architectures. Due to their specific features, it is not enough to propose only the novel architecture, which is expected to give better results in theory. There is a need of research on the solution which will be able to address known issues regarding dynamically reconfigurable devices, using a completely new approach to the current computing circuit implementation paradigms. Therefore, the realization of the project requires physical synthesis allowing designation of the actual capabilities of proposed circuit. Actually, proposed project constitutes joint research on fundamental computer architecture and on possibilities of utilizing it in a real device. As it was mentioned earlier, within the confines of this project, the research on a possible usage of the modular multi-context dynamically reconfigurable microarchitecture as a general purpose microprocessor will be performed. During this research, the following aspects regarding the architecture will be considered:
- dynamic reconfigurability of the circuit – this research will have direct impact on the flexibility and the speed of the circuit reconfiguration
- multi-context reconfigurability with emphasis on data sharing between contexts – multi-context reconfiguration increases flexibility of usage of the resources and can help to decrease the number of required reconfigurations during a run-time
* configuration memory – multi-context techniques implementation requires a large amount of resources for a configuration memory. Therefore, the full-custom design approach will be considered in order to reduce the occupied area * computing unit architectures – during this research multiple arithmetic architectures will be explored to check for those which can give advantageous realisation in proposed modular architecture * matrix granularity – it is important due to the usability of the device and has a direct impact on the size of required bitstreams and configuration method
- internal connection interfaces – important due to the need of a flexible exploitation of hardware resources by tasks to be performed
- memory interface – large number of parallel tasks will require well organized access to data from a memory what requires the research on a alternative solutions in respect to the ones in nowadays microprocessor architectures
The proposed architecture will be described in hardware description language VHDL and synthesized with one of the newest VLSI digital technologies. The verification of the theoretical assumptions will be performed through back-annotated post-layout simulations of proposed circuit.
