From REuP Project

Revision as of 07:43, 20 July 2010 Pamrozik (Talk | contribs) ← Previous diff		Current revision Pamrozik (Talk | contribs) (→Commercial Projects)
Line 4:		Line 4:
	# Project of VI FP EU: ” PERPLEXUS - Pervasive computing framework for modelling complex virtually-unbounded systems”, IST-2006-34632 (position: contractor).		# Project of VI FP EU: ” PERPLEXUS - Pervasive computing framework for modelling complex virtually-unbounded systems”, IST-2006-34632 (position: contractor).
	=Commercial Projects=		=Commercial Projects=
-	# Tritem GmBH - Mixed signal integrated circuits designer in SOI technology. Modeling of digital integrated circuits with hardware description languages.	+	# Tritem GmBH - Mixed signal integrated circuits designer in SOI technology.
		+
	=Additional Courses and Trainings=		=Additional Courses and Trainings=
	# CADENCE Training Course – Behavioral Modeling with Verilog-AMS, Technical University of Łódź, Poland, 06.2010		# CADENCE Training Course – Behavioral Modeling with Verilog-AMS, Technical University of Łódź, Poland, 06.2010

---

Current revision

Contents 1 Diplomas 2 Participation in Projects 3 Commercial Projects 4 Additional Courses and Trainings 5 Papers on international conferences

Diplomas

MSc – in 2006 on Technical University of Łódź, “12-bits analog to digital converter design using high level hardware description language VHDL-AMS”

Participation in Projects

1. Project of VI FP EU: ” PERPLEXUS - Pervasive computing framework for modelling complex virtually-unbounded systems”, IST-2006-34632 (position: contractor).

Commercial Projects

1. Tritem GmBH - Mixed signal integrated circuits designer in SOI technology.

Additional Courses and Trainings

1. CADENCE Training Course – Behavioral Modeling with Verilog-AMS, Technical University of Łódź, Poland, 06.2010
2. IDESA Training Course – Advanced Digital Implementation Flow, Technical University of Łódź, Poland, 10.2009
3. CADENCE Training Course – AMS Methodology Kit 6.1.3, Technical University of Łódź, Poland, 02.2009

Papers on international conferences

1. KIEŁBIK R., JABŁOŃSKI G., ŚWIERCZ B., AMROZIK P., „Instructionless Processor Architecture Using Dynamically Reconfigurable Logic”, MIXDES 2010, 24-26.06.2010, Wrocław, Polska
2. AMROZIK P., KOTYNIA ., MICHALIK P., JANKOWSKI M., NAPIERALSKI A., "Alternative Design Approach for Signal Switchboxes in Nanometer Process", CAD Systems in Microelectronics 2009, p. 60-64, Lviv-Polyana, Ukraine, 24-28.02.2009, ISBN 978-966-2191-05-9
3. Amrozik P., "Designing of dynamically reconfigurable devices", X International PHD Workshop, Wisła, Poland, 18-21.10.2008, ISBN 83-922242-4-8